Silicon Laboratories SI5367 User's Guide

Browse online or download User's Guide for Wall clocks Silicon Laboratories SI5367. Silicon Laboratories SI5367 User`s guide User Manual

  • Download
  • Add to my manuals
  • Print
  • Page
    / 30
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 0
Rev. 0.5 3/11 Copyright © 2011 by Silicon Laboratories Si536x-EVB
Silicon Laboratories Confidential. Information contained herein is covered under non-disclosure agreement (NDA).
Si5365/66-EVB
Si5367/68-EVB
Si5369-EVB
Si5365/66/67/68/69 E
VALUATION BOARD USERS GUIDE
1. Introduction
The Si5365/66-EVB,Si5367/68-EVB, and Si5369-EVB provide platforms for evaluating Silicon Laboratories'
Si5365/Si5366, Si5367/Si5368, and Si5369 Any-Frequency Precision Clocks. The Si5365 and Si5366 are
controlled directly using configuration pins on the devices, while the Si5367, Si5368, and Si5369 are controlled by
a microprocessor or MCU (microcontroller unit) via an I
2
C or SPI interface. The Si5365 and Si5367 are low jitter
clock multipliers with a loop bandwidth ranging from 30 kHz to 1.3 MHz. The Si5366 and Si5368 are jitter-
attenuating clock multipliers, with a loop bandwidth ranging from 60 Hz to 8.4 kHz. The Si5369 is similar to the
Si5368, with a much lower loop BW of from 4 to 525 Hz. The Si5366 device can optionally be configured to operate
as a Si5365, so a single evaluation board is available to evaluate both devices. Likewise, the Si5368 can be
configured to operate as a Si5367, so the two devices share a single evaluation board.
The Si5365/66/67/68/69 Any-Frequency Precision Clocks are based on Silicon Laboratories' 3rd-generation
DSPLL
®
technology, which provides any-frequency synthesis in a highly integrated PLL solution that eliminates the
need for external VCXO and loop filter components. The devices have excellent phase noise and jitter
performance. The Si5366, Si5368, and Si5369 jitter attenuating clock multipliers support jitter generation of 0.3 ps
RMS (typ) across the 12 kHz–20 MHz and 50 kHz–80 MHz jitter filter bandwidths. The Si5365 and SI5367 support
jitter generation of 0.6 ps RMS (typ) across the 12 kHz–20 MHz and 50 kHz–80 MHz jitter filter bandwidths. For all
devices, the DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the
application level. These devices are ideal for providing clock multiplication/clock division, jitter attenuation, and
clock distribution in mid-range and high performance timing applications.
Figure 1. Si536x TQFP EVB
Top
Bottom
Page view 0
1 2 3 4 5 6 ... 29 30

Summary of Contents

Page 1 - BOARD USER’S GUIDE

Rev. 0.5 3/11 Copyright © 2011 by Silicon Laboratories Si536x-EVBSilicon Laboratories Confidential. Information contained herein is covered under non-

Page 2

Si5365/66-EVB Si5367/68-EVB Si5369-EVB10 Rev. 0.5J14 is a three-pin by ten header that is used to establish input levels for the pin controlled two-le

Page 3

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 11J17 is a three-pin by twenty header that is used to establish input levels for the pin controlled three

Page 4

Si5365/66-EVB Si5367/68-EVB Si5369-EVB12 Rev. 0.57. EVB Software InstallationThe following sections describe how to install the EVB software.Note: Th

Page 5

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 137.4. Precision Clock EVB Software InstallationTo install:1. Navigate to the "PrecisionClockEVBSof

Page 6

Si5365/66-EVB Si5367/68-EVB Si5369-EVB14 Rev. 0.58. SchematicsDUT_PWRRATE0RATE1DSBL34INT_ALRMCS0_C3ACS1_C4AC1AC2AC3BC1BC2BSFOUT1DBL_FSSFOUT0LOLAUTOSE

Page 7

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 15TMSTDOTCKVCCAUXTDIV1P8V3P3DUT_PWR V3P3REG_ADR0REG_ADR1REG_ADR2REG_ADR3SS_CPLD_BMOSISCLKMISOCPLD_IRQREG_

Page 8

Si5365/66-EVB Si5367/68-EVB Si5369-EVB16 Rev. 0.5EVB_SER_NUMVBUSV3P3V3P3V3P3V3P3V3P3SS_CPLD_BMISOSCLKCPLD_IRQMOSIMCU_SPARE1MCU_SPARE2REG_ADR0REG_ADR1R

Page 9

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 17V3P3_LEDV3P3DUT_PWRDUT_PWRDUT_PWRDUT_PWRCPLD_LED0MCU_LED1MCU_LED2MCU_LED3CPLD_LED1CPLD_LED2CPLD_LED3CPL

Page 10

Si5365/66-EVB Si5367/68-EVB Si5369-EVB18 Rev. 0.5DUT_PWRDUT_PWRDUT_PWRFRQTBLAUTOSELSFOUT1RATE1FOS_CTLRATE0DBL_FSDBL2_BYSDA_SDO_BWSEL1A0_FRQSEL0SFOUT0S

Page 11

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 199. Bill of MaterialsTable 9. Si536x Bill of Materials Item Qty Reference Part Mfgr MfgrPartNum 1 32 C1

Page 12

Si5365/66-EVB Si5367/68-EVB Si5369-EVB2 Rev. 0.52. ApplicationsThe Si536x Any-Frequency Precision Clocks have a comprehensive feature set, including

Page 13

Si5365/66-EVB Si5367/68-EVB Si5369-EVB20 Rev. 0.531 5 R8,R10,R14,R26,R39 10 Venkel CR0603-16W-10R0FT33 9 R15,R19,R28,R29,R31,R36,R38,R48,R730 ohm Venk

Page 14

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 2110. LayoutFigure 10. Silkscreen TopFigure 11. Layer 1

Page 15

Si5365/66-EVB Si5367/68-EVB Si5369-EVB22 Rev. 0.5Figure 12. Layer 2, Ground PlaneFigure 13. Layer 3

Page 16

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 23Figure 14. Layer 4, 3.3 V PowerFigure 15. Layer 5

Page 17

Si5365/66-EVB Si5367/68-EVB Si5369-EVB24 Rev. 0.5Figure 16. Layer 6, DUT PowerFigure 17. Layer 7, Ground Plane

Page 18

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 25Figure 18. Layer 8Figure 19. Silkscreen Bottom

Page 19

26 Rev. 0.5Si5365/66-EVB Si5367/68-EVB Si5369-EVBFor the Si5367/68-EVB and the Si5369-EVB, the power up settings are as follows:19.44 MHz input on eit

Page 20

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 27For J14:PinPin Jumper CommentCS0_C3A J14.1B noneCS1_C4A J14.2B noneINC J14.3B noneDEC J14.4B none— J14.

Page 21

28 Rev. 0.5Si5365/66-EVB Si5367/68-EVB Si5369-EVBDOCUMENT CHANGE LISTRevision 0.2 to Revision 0.3 Updated "5.3.Si536x Input and Output Clocks&qu

Page 22

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 29NOTES:

Page 23

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 33. FeaturesThe Si5365/66-EVB, Si5367/68-EVB, and Si5369-EVBs each include the following: CD with docum

Page 24

Si5365/66-EVB Si5367/68-EVB Si5369-EVB30 Rev. 0.5CONTACT INFORMATIONSilicon Laboratories Inc.400 West Cesar ChavezAustin, TX 78701Please visit the Sil

Page 25

Si5365/66-EVB Si5367/68-EVB Si5369-EVB4 Rev. 0.55. Functional DescriptionThe Si5365/66-EVB, Si5367/68-EVB, Si5369-EVB, and DSPLLsim software allow fo

Page 26

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 55.3. Si536x Input and Output ClocksThe Si536x has four differential inputs that are ac terminated to 50

Page 27

Si5365/66-EVB Si5367/68-EVB Si5369-EVB6 Rev. 0.55.4. CPLDThis CPLD is required for the MCU to control an Si536x operating at either 1.8, 2.5, or 3.3

Page 28 - OCUMENT CHANGE LIST

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 75.6. Power and 2L SignalsThis evaluation board requires two power inputs +3.3 V for the MCU and either

Page 29

Si5365/66-EVB Si5367/68-EVB Si5369-EVB8 Rev. 0.56. Connectors and LEDs6.1. LEDsThere are sixteen LEDs on the board which provide a quick and conveni

Page 30 - ONTACT INFORMATION

Si5365/66-EVBSi5367/68-EVBSi5369-EVBRev. 0.5 96.2. User Jumpers and Headers.Use Figure 4 to locate the jumpers described in Tables 4, 5, 6, and 7:Fig

Comments to this Manuals

No comments